

This Page Is Inserted by IFW Operations  
and is not a part of the Official Record

## **BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

**IMAGES ARE BEST AVAILABLE COPY.**

**As rescanning documents *will not* correct images,  
please do not report the images to the  
Image Problems Mailbox.**



⑪ Publication number:

**0 418 447 A1**

**EUROPEAN PATENT APPLICATION**

② Application number: 89480145.5

⑤ Int. Cl.<sup>5</sup>: G06F 5/06

② Date of filing: 20.09.89

④ Date of publication of application:  
27.03.91 Bulletin 91/13

⑨ Designated Contracting States:  
DE FR GB

⑦ Applicant: International Business Machines Corporation  
Old Orchard Road  
Armonk, N.Y. 10504(US)


**(72) Inventor: Lips, Jean-Pierre**  
**"Le Park" 73, Chemin des Collettes**  
**F-06800 Cagnes-sur-Mer(FR)**

**Inventor: Millet, Jean-Marc**  
**629 Chemin de La Gaudie**  
**F-06140 Vence(FR)**  
**Inventor: Naudin, Bernard**  
**"Les Provençales" No.10 Corniche**  
**d'Agrilmont**  
**F-06700 Saint Laurent du Var(FR)**

**74** Representative: **Lattard, Nicole**  
**Compagnie IBM France Département de**  
**Propriété Intellectuelle**  
**F-06610 La Gaude(FR)**

⑤4 Device for controlling the enqueueing and dequeuing operations of messages in a memory.

② The subject device manages the access to message queues in a memory (6) by an enqueueur 2 and a dequeuer 7 when the enqueueur has priority over the dequeuer. It solves the contention problem raised when the dequeuer dequeues the last message from a queue while the enqueueur is enqueueing a new one. A queue control block QCB and queue status bits E, A, D are assigned to each queue and stored in memories 20 and 22. Each time dequeuer 7 performs a dequeuing operation it sets its D bit (dequeuer active) before updating the queue head field in the QCB block. When the enqueueur performs an enqueueing operation it sets an abort bit A, if it finds the D bit active and E bit active indicating that the queue contains at least one message to warn the dequeuer that it has to abort its process if it is dequeuing the last message from the queue.



**EP 0 418 447 A1**

**DEVICE FOR CONTROLLING THE ENQUEUEING AND DEQUEUEING OPERATIONS OF MESSAGES IN A MEMORY**

*Field of the Invention*

The present invention relates to a device for controlling the enqueueing and dequeueing operations of  
5 messages in a memory and more particularly to such a device which manages the accesses to a queue of  
chained messages by an enqueueing means and a dequeueing means so as to solve the contention problem  
which is raised when the last message is dequeued from the queue while a new one is being enqueueing.

10 *Background Art*

It is well known in the data processing art to give a plurality of data processing units the capability of  
enqueueing and dequeueing elements to and from a queue located in a memory through pointers. To maintain  
15 the integrity of the queue, a lock has to be implemented between the data processing units.

One prior art technique consists in implementing the lock implemented via Test and Set or Compare  
and Swap instructions, which insure that only one unit may have access to the queue during an enqueueing  
or dequeueing operation.

Another technique consists in serializing the queue accesses. The units access the queue by issuing  
20 enqueueing or dequeueing commands processed by a queue management device executing only one  
command at a time so that a lock is implicitly implemented.

US patent 4,482,956 describes a device which makes use of the Compare and Swap instructions to  
perform element insertions and deletions in a queue and of an additional dequeue lock which is set on each  
25 time a unit dequeues an element to prevent any other unit from performing an element deletion at the  
same time.

These prior techniques cannot be implemented in systems where the enqueueing operations of one unit  
have priority over the dequeueing operations of the other units. For example, if a queue is assigned to a  
receiving unit of a communication system for enqueueing the incoming messages which are dequeued to be  
30 processed by a message processing unit of the communication system, the enqueueing operations can  
never be delayed.

*Objects of the Invention*

35 An object of the invention is to provide a device capable of maintaining the integrity of the message  
queues and solving the problems raised when the message enqueueing and message dequeueing requests  
arise at times which lead to contention situations.

Another object of the invention is to provide such a device which is simple and does not impair the  
40 performances of the system incorporating it.

*Summary of the Invention*

45 The invention relates to a device for managing the accesses by an enqueueing means and at least one  
dequeueing means to queues of chained messages in a first storing means, the position of each queue in the  
first storing means is indicated by a queue control block associated to the queue, the queue control block  
including head and tail fields, which are accessed by the enqueueing means to write the starting address of  
50 the first message into the head and tail fields to enqueue the first message and then to write the starting  
address of the next messages into the tail field to enqueue the next messages and by the dequeueing  
means to write the starting address of the next message in the queue into the head field each time a  
message is dequeued from the queue.

The device comprises:

a second storing means for storing the queue control blocks,

a third storing means which contains queue status bits for each queue, including an empty status bit (E) having an empty and not empty state indicating that the queue is empty or not, an abort status bit having an abort state and not abort state and an active status bit having an active state and not active state,

5 enqueueing control means which are responsive to a request for enqueueing a message to a selected queue raised by the enqueueing means to first update the tail field of the queue control block of the selected queue with the starting address of the message and then detect the state of the empty status bit and active status bit(s) of the selected queue to set the abort status bit to the abort state if the empty status bit and active status bit(s) are found in the not empty state and active states respectively and update the head field with  
10 the starting address of the message and set the empty status bit to its not empty state if the empty status bit is found in the empty state,

dequeuing control means which are responsive to a request for dequeuing a message from a selected queue raised by the dequeuing means to set the active status bit of the selected queue to its active status, then detect whether the queue contains only one message and if yes test the abort status bit and abort the  
15 dequeuing process if the said bit is found in the abort state or perform the dequeuing operation if the said bit is found in the not abort state and set the empty status bit to its empty state and the active status bit to its not active state;

whereby the contention problem raised when the last message is dequeued from a queue when a new one is being enqueued is solved.

20

### *Brief Description of the Figures*

25 Figure 1 shows a block diagram of a system incorporating the device of the subject invention.

Figure 2 shows the buffer organization of the data store 6 shown in Figure 1.

Figure 3 shows how messages are chained and queued.

Figure 4 is a more detailed representation of the block diagram of Figure 1.

30 Figure 5 shows the logical operations which are performed by the enqueueer device 2 and memory access managers 24 and 26 to enqueue a message to a queue.

Figure 6 shows the logical operations which are performed by the dequeuer device 7 and memory access managers 24 and 26 to dequeue a message from a queue

### *Detailed Description of the Invention*

35

The present invention allows to solve the contention problems which often arise when a resource is needed by a plurality of devices to perform their operations. It will be more particularly described when implemented in a line adapter of a communication controller. In such an environment, the messages which  
40 are received from the network users attached to the line adapter have to be enqueued as soon as received, so that the enqueueing operation cannot be interrupted by any other operation and must have priority over any other operation.

As schematically shown in Figure 1, the data are received from a plurality of k users from busses 1-1 to 1-k and assembled into messages which are chained together by message enqueueer device 2 and then  
45 enqueued to line inbound queues LIQ which are built in a data store 6. There is one line inbound queue LIQ per user built in data store 6. The accesses to data store 6 are controlled by a data store access controller 5 which exchanges access control information with message enqueueer 2 through control bus 3 and receives data to be written into the data store from a data bus 4.

The messages which are enqueued in the line inbound queues have to be dequeued to be passed to a  
50 message processing device (not shown in the Figure) to be processed by the communication controller. The message dequeuing operations are performed by a message dequeuer device 7 which exchanges access control information with the data store access controller 5 through a control bus 8 and receives the data read from the addressed location of the data store through a data bus 9.

The invention will be described assuming that there is only one message dequeuer device. It is  
55 explained at the end of the specification how the invention can be implemented when there are several message dequeuer devices.

The data store access controller 5 generates the address and read/write control signals on address bus 10 and line 12 respectively, from the control signals on busses 3 and 8. The data read from or to be written

into an addressed location are carried between the data store 6 and data store access controller 5 by means of data bus 11.

The data store access controller 5, which will be described later on controls the memory accesses requested by the enqueueer and dequeuer devices 2 and 7 and solves the contention which arise in some cases because the link inbound queues are shared by two processing layers: the enqueueer device 2 and the dequeuer device 7.

In a preferred embodiment of the present invention, the link inbound queues are built into a data store 6 which is divided in logical pages which are arranged as shown in Figure 2.

Each page "i" is divided into  $m + 1$  buffers, namely buffer 0, buffer 1.. and buffer m. The first buffer 0 is divided into  $m + 1$  control blocks, with one control block assigned to each buffer 1 to m.

In a typical implementation, the logical page comprises 512 4-byte words so that a logical page address corresponds to a 512 word boundary. One logical page comprises seven data buffers and one control buffer, each buffer comprising 256 bytes. The control buffer of a given logical page contains the buffer control blocks of the seven buffers of this page, so that there is a fixed and simple relationship between the address of a data buffer and the address of its corresponding control block BCB, which is shown in Figure 2.

A data buffer address comprises a logical page address field containing n bits  $p_0$  to  $p_{(n-1)}$  to address a given page, then a data buffer field address containing three bits  $b_0$ ,  $b_1$  and  $b_2$  (assuming that the page contains seven data buffers) and then a data buffer word address field.

The corresponding buffer control block BCB address comprises the same logical page address field, then three control buffer address bits which are set to 0 and then  $b_0$ ,  $b_1$  and  $b_2$  bits which address the corresponding BCB and a BCB word address which comprises three bits in the case a BCB comprises eight words. So, the address of a buffer control block can be easily derived from the corresponding data buffer address and vice versa.

In the data store 6, a variable number of data buffers are chained together to be able to store messages of variable length: the chains of data buffers associated with a queue control block QCB constitute the line inbound queues. The buffer chaining is shown in Figure 3. A message can be contained in several data buffers. Each buffer control block BCB associated to a data buffer is divided into two blocks: the BCCB block and MCCB block. The BCCB block contains information relating to the buffer chaining within a message and the MCCB block contains information relating to message chaining.

The message chaining control block MCCB comprises at least the address of the first buffer of the next message and the buffer chaining control block comprises at least the address of the next buffer.

Figure 3 shows the chaining mechanism of three messages. The first message is chained in a plurality of buffers, three buffers B1-1 to B1-3 are shown in Figure 3. The buffer chaining control block of the first buffer B1-1 of the first message stores the address of the second buffer B1-2 of the first message and the message chaining control block of the first buffer of the first message stores the address of the first buffer B2-1 of the second message, etc.

The address "FFFF" in the MCCB of the first buffer of a message means that this buffer is the first buffer of the last message of the queue and the address "FFFF", in the BCCB of a buffer means that this buffer is the last buffer of a message.

A queue control block QCB is assigned to each user which can build a queue in the data store, messages are enqueued to a queue by writing the address of the first buffer of the first message in a head field of the QCB and the address of the first buffer of the last message in a tail field of the QCB.

The LIQ head field is written by:

- the enqueueer 2 when it enqueues the first message in the LIQ
- the dequeuer 7 when it dequeues any message from the LIQ, except the last.

The LIQ head field is read by:

- the dequeuer 7 when it dequeues a message.

The LIQ tail field is written by:

- the enqueueer 2 when it enqueues a message

The LIQ tail field is read by:

- the dequeuer 7 to know it dequeues the last message of the LIQ, (in this case LIQ-head = LIQ-tail).

Figure 4 shows the data store access controller 5 in more details.

It comprises a first random access memory RAM 20 which is separate from the data store 6. This memory 20 is a fast memory used for storing the queue control blocks QCB of the LIQ queues to be built in data store 6. In memory 20, there is one addressable location per queue which can be built in data store 6. This allows the queue control blocks to be accessed, even if the data store 6 is being written or read.

A second random access memory 22 which also comprises an addressable location per queue which

can be built is used to store the queue status of each queue, as will be described later on. This memory is called the queue status table memory QST.

The two memories 20 and 22 can be accessed by the enqueueer 2 and the dequeueer 7 by means of access managers 24 and 26, respectively.

5 The accesses to data store 6 by enqueueer 2 and dequeueer 7 are controlled by data store access manager 28 which provides the addresses to be accessed on bus 10, a read/write control signal on line 12. The data read from data store 6 or to be written into data store 6 are carried by data bus 11.

Each time the enqueueer 2 has assembled 256 bytes of a message, it activates the buffer request line 30. Data buffer supplier device 32, is responsive to the buffer request signal to provide the address of a free  
10 buffer to enqueueer 2. This operation will not be described any further since it is not part of the subject invention.

The address of the first buffer of the message is saved in a received message address register RMA 36 under control of the "start of message" signal generated by enqueueer 2 on line 38.

15 Enqueueer 2 provides its data store addresses on bus 40, a write control signal on line 42 and the data to be written into the data store 6 on bus 44, to the data store access manager 28.

Also, dequeueer 7 provides its data store addresses on bus 46, a read control signal on line 48 to the data store access manager 28, the data read from the addressed location in data store 6 are provided to dequeueer 7 through data bus 50.

20 The data store accesses from enqueueer 2 and dequeueer 7 are initiated by a request signal on a request line of busses 52 and 54. The access is granted by data store access manager 28 which returns a grant signal through bus 52 and 54. Priority is given by data store access manager 28 to the request originating from the enqueueer 2.

The QST memory 22 stores a table which allows improved test and set functions to be performed in order to solve the contention situations. Each queue has a corresponding entry in the table.

25 Three status bits are needed: Empty status bit E, Abort status bit A and dequeueer active bit D.

The E bit indicates the status of the queues, A and D bits are used to manage the contention situations.

The contention can appear when the dequeueer 2 is dequeuing the last message while the enqueueer 7 is enqueueing a new one. Because the enqueueer has priority, the contention is solved by aborting the process  
by the dequeueer 7, as will be explained later on.

30 The three status bits in memory have the following functions:

E bit: this bit indicates if the corresponding queue is empty or not.

E = 0 empty state

E = 1 not-empty state

35 This bit is set to the not empty state when the first message is enqueued in the queue, by activating a set E bit signal on line 56 which is provided to QST access manager 26 to cause the E bit to be written into memory 22.

D bit: is set by the dequeueer when it begins to dequeue a message.

D = 0 dequeueer not active state

D = 1 dequeueer active state

40 A bit: this bit is set by the enqueueer when it finds the D bit active to signal that it is enqueueing a message. If the dequeueer was dequeuing the last message it must abort its process. This bit is set by the enqueueer 2 and reset by the dequeueer at right times as will be described later.

A = 0 not abort state

A = 1 abort state

45 Message enqueueer 2 and access managers 24 and 26 comprise logic circuitry arrangements not shown in Figure 4, which perform successive operations described in Figure 5.

All the operations which are performed for chaining the received messages as shown in Figure 3 are not described since they are not part of the present invention. The contention problems can only arise when the enqueueing operation is performed, i.e when the queue control blocks are updated.

50 When enqueueer 2 detects the end of message (operation 81) it causes the message which has been stored in chained buffers in data store 6 to be enqueued to a LIQ queue LIQ-i assigned to the message receiving bus 1-i (operation 82).

This is done by updating the TAIL field of the queue control block QCB-i and writing in this block the address saved in RMA register 36.

55 Enqueueer 2 raises the request line of request/grant bus 58 to QCB access manager 24. QCB access manager grants the QCB access by returning a grant signal on grant line of bus 58 and a selection signal on selection line 59 to memory 20.

When receiving the grant signal, enqueueer 2 provides the LIQ-i address on address bus 60 to QCB

function to reset the E bit or not depending on the abort condition bit, as indicated in the table below (operation 206).

If an inequality is detected, last message line 124 is set to 0, (operation 207) and dequeuer accesses the data store access manager 28 to read the address of the new queue head in the MCCB of the buffer having the address indicated in the old queue head saved at step 201, (operation 208).

Then, the dequeuer accesses the QCB memory 20 to update the queue head field in the QCB RAM 20 by writing the address of the new queue head buffer read in operation 207, in the head field of the queue control block (operation 209).

The test and set line deq-7 126 is activated to reset the D and A bits (operation 210).

The following table indicates the final values which are written into the QST table 22 and the status of the ABORT line 130 depending upon the initial values read from the table 22 when the test and set line 126 is activated (operations 206 and 210) and the status of the last message line 124.

TABLE 2

## Test and Set Dequeuer 7

| Initial values<br>(read) | Last message<br>line 124 | Final values<br>(written) | Abort line<br>130 |
|--------------------------|--------------------------|---------------------------|-------------------|
| E A D                    |                          | E A D                     |                   |
| 1 x 1                    | 0                        | 1 0 0                     | 0                 |
| 1 0 1                    | 1                        | 0 0 0                     | 0                 |
| 1 1 1                    | 1                        | 1 0 0                     | 1                 |

When the abort line 130 is set to 1, the dequeuer aborts its process.

## Claims

1. A device for managing the accesses by an enqueueing means (2) and a dequeuing means (7, 100) to a queue of chained messages in a first storing means (6), the position of each queue in the first storing means being indicated by a queue control block associated to the queue, the queue control block including head and tail field which are accessed by the enqueueing means to write the starting address of the first message into the head and tail fields to enqueue the first message and then to write the starting address of the next messages into the tail field to enqueue the next messages and by the dequeuing means to write the starting address of the next message in the queue into the head field each time a message is dequeued from the queue, said device being characterized in that it comprises:

a second storing means (20) for storing the queue control blocks, a third storing means (22) which contains queue status bits for each queue, including an empty status bit (E) having an empty and not empty state indicating that the queue is empty or not, an abort status bit (A) having an abort state and not abort state and an active status bit (D) per dequeuing means having an active state and not active state,

enqueueing control means (24, 26, Figure 5) which are responsive to a request for enqueueing a message to a selected queue raised by the enqueueing means to first update the tail field of the queue control block of the selected queue with the starting address of the message and then detect the state of the empty status bit and active status bit to set the abort status bit of the selected queue to the abort state if the empty status bit and active status bit are found in the not empty state and active state respectively and if the empty status bit is found in the empty state, update the head field with the starting address of the message and set the empty status bit to its not empty state,

dequeuing control means (24, 26, Figure 6) which are responsive to a request for dequeuing a message from a selected queue raised by the dequeuing means to set the active state bit of the selected queue to its active state, then detect whether the queue contains only one message and if yes test the abort status bit and abort the dequeuing process if the said bit is found in the abort state or perform the dequeuing operation if the said bit is found in the not abort state and set the empty status bit to its empty state and the active status bit to its not active state;

whereby the contention problem raised when the last message is dequeued from a queue when a new one





FIG.1





DATA BUFFER ADDRESS

LOGICAL PAGE ADDRESS (n BITS)

DATA BUFFER ADDRESS

DATA BUFFER ADDRESS

DATA BUFFER ADDRESS

DATA BUFFER ADDRESS

DATA BUFFER ADDRESS

DATA BUFFER ADDRESS

DATA BUFFER ADDRESS

DATA BUFFER ADDRESS

DATA BUFFER ADDRESS

DATA BUFFER ADDRESS

DATA BUFFER ADDRESS

DATA BUFFER ADDRESS

DATA BUFFER ADDRESS

DATA BUFFER ADDRESS

DATA BUFFER ADDRESS

DATA BUFFER ADDRESS

DATA BUFFER ADDRESS

DATA BUFFER ADDRESS

DATA BUFFER ADDRESS

DATA BUFFER ADDRESS

DATA BUFFER ADDRESS

DATA BUFFER ADDRESS

DATA BUFFER ADDRESS

DATA BUFFER ADDRESS

DATA BUFFER ADDRESS

DATA BUFFER ADDRESS

DATA BUFFER ADDRESS

DATA BUFFER ADDRESS

DATA BUFFER ADDRESS

DATA BUFFER ADDRESS

DATA BUFFER ADDRESS

DATA BUFFER ADDRESS

DATA BUFFER ADDRESS

DATA BUFFER ADDRESS

DATA BUFFER ADDRESS

DATA BUFFER ADDRESS

LOGICAL PAGE ADDRESS (n BITS)

DATA BUFFER ADDRESS

DATA BUFFER ADDRESS

DATA BUFFER ADDRESS

DATA BUFFER ADDRESS

DATA BUFFER ADDRESS

DATA BUFFER ADDRESS

DATA BUFFER ADDRESS

DATA BUFFER ADDRESS

DATA BUFFER ADDRESS

DATA BUFFER ADDRESS

DATA BUFFER ADDRESS

DATA BUFFER ADDRESS

DATA BUFFER ADDRESS

DATA BUFFER ADDRESS

DATA BUFFER ADDRESS

DATA BUFFER ADDRESS

DATA BUFFER ADDRESS

DATA BUFFER ADDRESS

DATA BUFFER ADDRESS

DATA BUFFER ADDRESS

DATA BUFFER ADDRESS

DATA BUFFER ADDRESS

DATA BUFFER ADDRESS

CORRESPONDING BCB ADDRESS

FIG.2




FIG.3






FIG.4







European Patent  
Office

## EUROPEAN SEARCH REPORT

Application Number

EP 89 48 0145

| DOCUMENTS CONSIDERED TO BE RELEVANT   |  |  |   |
|---|--|--|---|
| Category  | Citation of document with indication, where appropriate, of relevant passages                                | Relevant to claim  | CLASSIFICATION OF THE APPLICATION (Int. Cl.5) |
| D,A   | US-A-4 482 956 (TALLMAN)<br>* Column 3, line 53 - column 4, line 2;<br>column 12, lines 35-49; figures 1,2 * | 1  | G 06 F 5/06                                   |
| A   | EP-A-0 273 083 (IBM CORP.)<br>* Column 2, line 13 - column 3, line 4;<br>figures 1,6 *                       | 1  |   |
|   |  |  | TECHNICAL FIELDS<br>SEARCHED (Int. Cl.5)      |
|   |  |  | G 06 F  |
| The present search report has been drawn up for all claims  |  |  |   |
| Place of search<br>THE HAGUE  |  | Date of completion of the search<br>16-05-1990   | Examiner<br>NYGREN P.P.                       |
| <b>CATEGORY OF CITED DOCUMENTS</b>  |  |  |   |
| X : particularly relevant if taken alone<br>Y : particularly relevant if combined with another document of the same category<br>A : technological background<br>O : non-written disclosure<br>P : intermediate document |  | T : theory or principle underlying the invention<br>E : earlier patent document, but published on, or after the filing date<br>D : document cited in the application<br>L : document cited for other reasons<br>@ : member of the same patent family, corresponding document |   |

EPO FORM 1503 (01/87) (P0401)